


# **DESIGN ENTRY TOOLS AND TECHNIQUES**

**Nazar Abbas Saqib**


**Supervisor: Dr. Arturo Diaz Perez**

# ABSTRACTION LEVELS



# DESIGN TOOL

## Xilinx Foundation 4.1i






# DESIGN ENTRY

- VHDL (**V**ery high speed integrated circuits**H**ardware**D**escription**L**anguage)
- DEVICE LIBRARY COMPONENTS
- COREGENERATOR

# DESIGN ENTRY (VHDL)



The screenshot shows a software window titled "xor8 - HDL Editor". The menu bar includes "File", "Edit", "Search", "View", "Synthesis", "Project", "Tools", and "Help". The toolbar contains icons for file operations (new, open, save, print, copy, paste, undo, redo) and synthesis-related actions (run, help, refresh, search, and a question mark). The main text area displays the following VHDL code:

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity xor8 is
5      port (
6          a: in STD_LOGIC_VECTOR (7 downto 0);
7          b: in STD_LOGIC_VECTOR (7 downto 0);
8          op: out STD_LOGIC_VECTOR (7 downto 0)
9      );
10 end xor8;
11
12 architecture xor8_arch of xor8 is
13 begin
14     process(a,b)
15     begin
16         op <= a xor b;
17     end process;
18 end xor8_arch;
```

# DESIGN ENTRY (VHDL)

## *DIVIDE BY 6 COUNTER*

```
signal mod6_count_s : std_logic_vector( 2 downto 0);
begin
mod6_count_reg:
process (sys_reset_n_i,clk_i)
begin
if(sys_reset_n_i= '0') then
mod6_count_s <= "000";
elsif (clk_i'event and clk_i='1') then
if (mod6_count_s = "110") then
mod6_count_s <= (others => '0');    else
mod6_count_s <= mod6_count_s + 1 ;
end if;
end if;
end process mod6_count_reg;
mod6_count_o <= mod6_count_s ;
end mod6_count_rtl;
```

# DESIGN ENTRY (VHDL)


## *AN EFFICIENT METHODOLOGY*

```
process(CE,CLK)
  variable count : std_logic_vector(6 downto 0);
  begin

    if CE = '0' then
      count := "0000001" ;
    elsif CLK'event and CLK='1' then
      count (6 downto 1) := count (5 downto 0);--shift --- register
      count(0) := not count (6);--Last bit inverted ---- back into first bit
      S_M <= count(6);
    end if;


  end process;
```

# DESIGN ENTRY (Library components)





# DESIGN ENTRY (Coregenerator)





# DESIGN ENTRY

Which one is better?

VHDL

Library Components

Coregenerertor

**!!!!!!Write VHDL code like  
Coregenerator**




# DESIGN IMPLEMENTATION

- FLOW ENGINE
- CONSTRAINT EDITOR
- FLOOR PLANNING

# DESIGN CONSTRAINT

## pad to setup time (P2S)


The maximum time required for the data to enter the chip, travel through logic and routing, and arrive at the input pin of the first synchronous element (flip-flop, latch, or RAM) where that pin has a setup requirement before a clocking signal. Setting a pad to setup time creates an OFFSET IN BEFORE constraint in the UCF file.



# DESIGN CONSTRAINT

## clock to pad time.

The maximum time required for data at the input of a flip-flop or latch to travel through logic and routing and arrive at the output of the chip before the next clock edge. It includes the clock-to-Q delay of the source flip-flop and the path delay from that flip-flop to the output pad. Setting a clock to pad time creates an OFFSET OUT AFTER constraint in the UCF file.






# DESIGN CONSTRAINT


- USESKEWLINES
- FIX VOLTAGE
- FIX TEMPERATURE
- SET IO TO PULLDOWN OR PULLUP
- OUTPUT FAST/SLOW
- ETC.

# FLOOR PLANNING FALSE & TRUE ROUTING



# FLOOR PLANNING


## False placement





# FLOOR PLANNING

## Correct placement




# FLOW ENGINE

The screenshot displays the Xilinx Flow Engine interface. At the top, a menu bar includes 'Flow', 'View', 'Setup', 'Utilities', and 'Help'. A 'Setup' dropdown menu is open, showing options: 'Options...', 'Stop After...', 'FPGA Re-entrant Route...', 'Update Flow', and 'Advanced...'. The main workspace shows a progress bar with five stages: 'Translate', 'Map', 'Place&Route', 'Timing (Sim)', and 'Configure'. The 'Translate' and 'Map' stages are marked as 'Completed'. The 'Map' stage is highlighted with a cyan background and a monitor icon. Below the progress bar, a text area displays the following output:

```
Additional JTAG gate count for IOBs: 1,152  
Mapping completed.  
See MAP report file "map.mrp" for details.
```

At the bottom of the interface, there are four navigation buttons: a right arrow, a right arrow with a vertical bar, a left arrow with a vertical bar, and a square button. The status bar at the bottom right shows the file path 'XC2600E-8-FG1156 | vht.ucf'.



**APPLICATION**  
**BINARY KARATSUBA MULTIPLIER**  
 **$GF(2^{193})$**

# BINARY KARATSUBA GF(2<sup>193</sup>) IMPLEMENTATION

$$C(x) = A(x)B(x) = \left( \sum_{i=0}^{m-1} a_i x^i \right) \left( \sum_{i=0}^{m-1} b_i x^i \right)$$

$$C'(x) = C(x) \bmod P(x) \quad ?$$

$$A = \sum_{i=0}^{m-1} a_i x^i = \sum_{i=\frac{m}{\gamma}}^{m-1} a_i x^i + \sum_{i=0}^{\frac{m-1}{2}} a_i x^i$$

$$= x^{\frac{m}{2}} \sum_{i=0}^{\frac{m-1}{2}} a_i + \frac{m}{2} x^i + \sum_{i=0}^{\frac{m-1}{2}} a_i x^i = x^{\frac{m}{2}} A^H + A^L$$

$$B = \sum_{i=0}^{m-1} b_i x^i = \sum_{i=\frac{m}{\gamma}}^{m-1} b_i x^i + \sum_{i=0}^{\frac{m-1}{2}} b_i x^i$$

$$= x^{\frac{m}{2}} \sum_{i=0}^{\frac{m-1}{2}} b_i + \frac{m}{2} x^i + \sum_{i=0}^{\frac{m-1}{2}} b_i x^i = x^{\frac{m}{2}} B^H + B^L$$





## Classical approach

$$C = x^m A^H B^H + \left( A^H B^L + A^L B^H \right) x^{\frac{m}{2}} + A^L B^L$$

## Karatsuba approach

$$C = x^m A^H B^H + \left( A^H B^H + A^L B^L + \left( A^H + A^L \right) \left( B^H + B^L \right) \right) x^{\frac{m}{2}} + A^L B^L$$

# BINARY KARATSUBA GF(2<sup>193</sup>) IMPLEMENTATION




000000000000000004 122222224749409404

000000000000000004 122222224749409404

??

# BINARY KARATSUBA GF( $2^{193}$ ) IMPLEMENTATION

For example  
 $m=193=2^7 + 65$  bits  
USE KARATSUBA MULTIPLIER OF  $2^8$



**To save lot of arithmetic operations, we can use binary approach?**




# BINARY KARATSUBA GF(2<sup>193</sup>) IMPLEMENTATION

A <sub>H</sub>		A <sub>L</sub>	B <sub>H</sub>		B <sub>L</sub>
65		128	65		128
A <sub>HH</sub>	A <sub>HL</sub>		B <sub>HH</sub>	B <sub>HL</sub>	
1	64		1	64	

$$A_L B_L = 128 \text{ bits} \quad (A_L + A_H)(B_H + B_L) = 128 \text{ bits}$$

$$A_H B_H = 65 \times 65 = ???$$

# BINARY KARATSUBA GF(2<sup>193</sup>) IMPLEMENTATION



A <sub>H</sub>		A <sub>L</sub>
65		128
A <sub>HH</sub>	A <sub>HL</sub>	
1	64	


B <sub>H</sub>		B <sub>L</sub>
65		128
B <sub>HH</sub>	B <sub>HL</sub>	
1	64	



# Conclusions

**To have an efficient implementation,**


- ❖ **Good algorithmic techniques**
- ❖ **Good designing techniques**
- ❖ **Good implementing techniques**
- ❖ **Skill to use Desinging tool**



# **DESIGN ENTRY TOOLS AND TECHNIQUES**

**(Advanced Design Techniques)**


## Virtex Series FPGAs




# Virtex-II Pro

Feature/Product	XC 2VP2	XC 2VP4	XC 2VP7	XC 2VP20	XC 2VP30	XC 2VP40	XC 2VP50	XC 2VP70	XC 2VP100	XC 2VP125
<b>EasyPath cost reduction</b>	-	-	-	-	<b>XCE 2VP30</b>	<b>XCE 2VP40</b>	<b>XCE 2VP50</b>	<b>XCE 2VP70</b>	<b>XCE 2VP100</b>	<b>XCE 2VP125</b>
<b>Logic Cells</b>	<b>3,168</b>	<b>6,768</b>	<b>11,088</b>	<b>20,880</b>	<b>30,816</b>	<b>43,632</b>	<b>53,136</b>	<b>74,448</b>	<b>99,216</b>	<b>125,136</b>
<b>Slices</b>	<b>1,408</b>	<b>3,008</b>	<b>4,928</b>	<b>9,280</b>	<b>13,696</b>	<b>19,392</b>	<b>23,616</b>	<b>33,088</b>	<b>44,096</b>	<b>55,616</b>
<b>BRAM (Kbits)</b>	<b>216</b>	<b>504</b>	<b>792</b>	<b>1,584</b>	<b>2,448</b>	<b>3,456</b>	<b>4,176</b>	<b>5,904</b>	<b>7,992</b>	<b>10,008</b>
18x18 Multipliers	12	28	44	88	136	192	232	328	444	556
Digital Clock Management Blocks	4	4	4	8	8	8	8	8	12	12
Config (Mbits)	1.31	3.01	4.49	8.21	11.36	15.56	19.02	25.6	33.65	42.78
<b>PowerPC Processors</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>2</b>	<b>2</b>	<b>2</b>	<b>2</b>	<b>2</b>	<b>2</b>	<b>4</b>
Max Available Multi-Gigabit Transceivers*	4	4	8	8	8	12*	16*	20	20*	24*
Max Available User I/O*	204	348	396	564	644	804	852	996	1164	<b>1200</b>

# VIRTEX & VIRTEXE BLOCKRAMS (BRAMs)




# SINGLE-PORT BLOCKRAM (BRAM)



$$128 \times 32 = 4096$$




# DUAL-PORT BLOCKRAM(BRAM)



$$512 \times 4 = 2048$$

$$128 \times 16 = 2048$$


$$\text{Total} = 4096$$




**AN APPLICATION TO BRAMS**

**ELLIPTIC CURVE IMPLEMENTATION**

# ELLIPTIC CURVE SCALAR MULTIPLICATION



# GF(2<sup>191</sup>) Arithmetic-Square




$$A = a_3x^3 + a_2x^2 + a_1x + a_0$$

$$A^2 = a_6x^6 + a_4x^4 + a_2x^2 + a_0$$

$$A = 1111$$

$$A^2 = 1010101$$

# Karatsuba Multiplier GF(2<sup>191</sup>)



$$A = \sum_{i=0}^{m-1} a_i x^i = \sum_{i=\frac{m}{2}}^{m-1} a_i x^i + \sum_{i=0}^{\frac{m}{2}-1} a_i x^i = x^{\frac{m}{2}} \sum_{i=0}^{\frac{m}{2}-1} a_i x^i + \sum_{i=0}^{\frac{m}{2}-1} a_i x^i = x^{\frac{m}{2}} A^H + A^L$$

$$B = \sum_{i=0}^{m-1} b_i x^i = \sum_{i=\frac{m}{2}}^{m-1} b_i x^i + \sum_{i=0}^{\frac{m}{2}-1} b_i x^i = x^{\frac{m}{2}} \sum_{i=0}^{\frac{m}{2}-1} b_i x^i + \sum_{i=0}^{\frac{m}{2}-1} b_i x^i = x^{\frac{m}{2}} B^H + B^L$$

Then Polynomial multiplication of A and B is:


$$C = x^m A^H B^H + (A^H B^L + A^L B^H) x^{\frac{m}{2}} + A^L B^L$$

The karatsuba algorithm has an idea that the above product can be written as:

$$\begin{aligned}
 C &= x^m A^H B^H + (A^H B^H + A^L B^L + (A^H + A^L)(B^H + B^L)) x^{\frac{m}{2}} + A^L B^L \\
 &= x^m C^H + C^L
 \end{aligned}$$

# Point Addition in $GF(2^{191})$


$$P(X', Z') = P(X_1, Z_1) + P(X_2, Z_2)$$



$$\begin{aligned}T_2 &= x \\P &= X_1 \times Z_2 \\Q &= Z_1 \times X_2 \\R &= P + Q \\Z' &= R^2 \\M &= P \times Q \\N &= T_2 \times Z' \\X' &= M + N\end{aligned}$$

# Point Doubling in $GF(2^{191})$

$$P(X_3, Z_3) = P(X, Z) + P(X, Z)$$



$$\begin{aligned} T_1 &= c \\ S &= X_2^2 \\ T &= Z_2^2 \\ Z_3 &= S \times T \\ W &= T \times T_1 \\ U &= W^2 \\ V &= S^2 \\ X_3 &= U + V \end{aligned}$$

**Table 1.  $GF(2^m)$  Elliptic Curve Point Multiplication Computational Costs**

Strategy		Required No. of Field Multipliers	EC Operation Cost		Total Number of Field Multiplications
2nd Layer	3rd Layer		Doubling	Addition	
S	S	1	$2M$	$4M$	$6mM$
S	P	2	$2M$	$4M$	$4mM$
P	S	2	$M$	$2M$	$3mM$
P	P	4	$M$	$2M$	$2mM$


**Point Addition**

$$\begin{aligned}
 T_2 &= x \\
 P &= X_1 \times Z_2 \\
 Q &= Z_1 \times X_2 \\
 R &= P + Q \\
 Z' &= R^2 \\
 M &= P \times Q \\
 N &= T_2 \times Z' \\
 X' &= M + N
 \end{aligned}$$

**Point Doubling**

$$\begin{aligned}
 T_1 &= c \\
 S &= X_2^2 \\
 T &= Z_2^2 \\
 Z_3 &= S \times T \\
 W &= T \times T_1 \\
 U &= W^2 \\
 V &= S^2 \\
 X_3 &= U + V
 \end{aligned}$$






**Input:**  $k = (k_{n-1}, k_{n-2}, \dots, k_1, k_0)_2$  with  $k_{n-1} = 1$ ,  $P(x, y) \in E(F_{2^m})$

**Output:**  $Q = kP$

1. Set  $X_1 \leftarrow x$ ,  $Z_1 \leftarrow 1$ ,  $X_2 \leftarrow x^4 + b$ ,  $Z_2 \leftarrow x^2$
2. For  $i$  from  $n - 2$  downto  $0$  do
3.     if ( $k_i = 1$ ) then
4.         Madd( $X_1, Z_1, X_2, Z_2$ ), Mdouble( $X_2, Z_2$ )
5.     else
6.         Madd( $X_2, Z_2, X_1, Z_1$ ), Mdouble( $X_1, Z_1$ )
7. Return( $Q = M_{xy}(X_1, Z_1, X_2, Z_2)$ )

**Montgomery point multiplication**

# ELLIPTIC CURVE SCALAR MULTIPLICATION



**Table 2.  $kP$  computation, if test-bit is '1'**

Cycle	Read				Write	
	M1		M2		M1/M2	
	$PT1$	$PT2$	$PT1$	$PT2$	$PT1$	$PT2$
1	$X_1$	$Z_2$	$Z_1$	$X_2$	<b>P</b>	<b>Q</b>
2	$X_2$	$Z_2$	$Z_2$	$T_1$	$Z_2=Z_3$	$X_2=X_3$
3	<b>P</b>	<b>Q</b>	<b>Q</b>	$T_2$	$X_1=X'$	$Z_1=Z'$

**Table 3.  $kP$  computation, if test-bit is '0'**

Cycle	Read				Write	
	M1		M2		M1/M2	
	$PT1$	$PT2$	$PT1$	$PT2$	$PT1$	$PT2$
1	$X_2$	$Z_1$	$Z_2$	$X_1$	<b>P</b>	<b>Q</b>
2	$X_1$	$Z_1$	$Z_1$	$T_1$	$Z_1=Z_3$	$X_1=X_3$
3	<b>P</b>	<b>Q</b>	<b>Q</b>	$T_2$	$X_2=X'$	$Z_2=Z'$

# ELLIPTIC CURVE SCALAR MULTIPLICATION

## Results



**Target Device = XCV3200E**  
**CLB Slices = 18314**  
**BRAMs = 24**  
**Timings = ? (waited = <100us)**




# ADVANCED DESIGN TECHNIQUES

- ❖ HIGH-LEVEL FLOORPLANNING
- ❖ MODULAR DESIGN
- ❖ INCREMENTAL DESIGN
- ❖ HIGH LEVEL LANGUAGES
- ❖ PARTIAL RECONFIGURABILITY

# HIGH-LEVEL FLOOR-PLANNING



# THE MODULAR DESIGN FLOW



# INCREMENTAL DESIGN





# HIGH-LEVEL LANGUAGES




**FORGE:**        java code to verilog RTL

**SYNOPSYS:** systemC

**Celoxica:**    Handel-C and SystemC

# PARTIAL RECONFIGURABILITY





# CONCLUSIONS

**To have an efficient implementation,**

- ❖ **Good algorithmic techniques**
- ❖ **Good designing techniques**
- ❖ **Good implementing techniques**
- ❖ **Skill to use Desinging tool**